CS139-lecture-20210907

Introduction cont #

image_2021-09-07-13-41-55

Parallel systems #

image_2021-09-07-13-42-09 image_2021-09-07-13-44-20 image_2021-09-07-13-46-15

Intrachip transfer is much faster than interchip transfer.

image_2021-09-07-13-47-35

Distributed systems #

image_2021-09-07-13-58-46

Real-time and embedded systems #

image_2021-09-07-14-00-54

Other systems #

image_2021-09-07-14-04-03 image_2021-09-07-14-07-19

Organization #

image_2021-09-07-14-08-27 image_2021-09-07-14-10-56

  • PC = program counter, the address of the next instruction
  • IR = instruction register, the address of the current instruction
  • MAR = memory address register, address of the next memory IO
  • MBR = memory buffer register, actual data to be read/written to/from memory
  • I/O AR = input output address
  • I/O BR = input output buffer register, the data

Memory is an array of bytes, each with its own address.

image_2021-09-07-14-15-13

I/O devices constantly content for memory cycles, so every controller has a local buffer.

Interrupts #

image_2021-09-07-14-18-08 image_2021-09-07-14-25-50 image_2021-09-07-14-30-14

Flow control with interrupts #

image_2021-09-07-14-30-44

Here, the IO operation is concurrent with CPU processing.

image_2021-09-07-14-33-26

Interrupts allow overlap of CPU and IO operations.

image_2021-09-07-14-34-12

The interrupt vector is just a lookup table.

image_2021-09-07-14-38-35 image_2021-09-07-14-41-03

We allow the overlap of CPU and IO operations.

image_2021-09-07-14-45-14