CS137-lecture-20210218

CPA cont. #

Design a 1-bit full adder #

Ax Bx C-in Sx C-out
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1

IMAGE

We can reduce the diagonals in Sx: note that Sx is true if only 1 of the inputs is on, or all are on (this is XOR).

IMAGE